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GBIERAL OVERVIEW 
The Tycho Technology Model SP-320 i s  a high-speed pipel ined d i g i t a l  s igna l  
processing system designed around the c a p a b i l i t i e s  of the Texas Instruments 
TMS32010 16132-Bit Signal Processor. This device i s  a monolithic r e a l i z a t i o n  
of a complex general  purpose s ignal  processor, incorporating such fea tu res  a s  a 
32-bit ALU, a 16-bit x 16-bit coo~binator ia l  mul t ip l i e r ,  and a 16-bit b a r r e l  
s h i f t e r  (TEXAS IEISTRUfENTS, 1983a). The SP-320 i s  designed t o  operate as  a s lave  
processor t o  a host general purpose computer i n  appl ica t ions  such a s  coherent 
in teg ra t ion  of a radar  r e tu rn  s ignal  i n  mul t ip le  ranges, or dedicated FFT pro- 
cessing. To the main PC board may be added piggybackmodules fo r  A/D conver- 
s ion and 110 in te r fac ing  (see  Figure 1) .  Presently ava i l ab le  i s  an 110 module 
conforming t o  the I n t e l  Multichannel in te r face  standard (INTEL CORPORATION, 
1983); o the r  110 modules w i l l  be designed t o  meet spec i f i c  user requirements. 
The main processor board (exclusive of A/D and 110 modules) includes input 
and output FIFO ( F i r s t  I n  F i r s t  Out) memories, both with depths of 4096 \I ,  t o  
permit asynchronous operation between the source of da ta  and the host computer. 
This design permits burs t  da ta  r a t e s  i n  excess of 5 Mi/s. 
( a )  Areas of Application 
The SP-320 was i n i t i a l l y  designed as  a coherent in teg ra to r  f o r  atmospheric 
' 
radar  systems. I n  the course of development, it became apparent t h a t  with the 
add i t ion  of a few hardware fea tu res ,  the board could be made useful  fo r  a much 
broader c l a s s  of mathematical and s igna l  processing problems. 
Coherent I n t e g r a t i o n  f o r  Radar. Design c r i t e r i a  f o r  t h i s  a p p l i c a t i o n  in- 
cluded a 1-bEz sample r a t e ,  12 b i t s  raw da ta  precision,  and 256 range gates.  
The SP-320 has a d i g i t a l  input data  path width of 13 b i t s ,  and w i l l  support 
burs t  data  r a t e s  t o  5 Mlz. I n  pract ice ,  the sampling r a t e  i s  l imi ted by the 
AID conversion time required for  the des i red precision.  For example, 12 b i t s  
i n  0.5 us i s  about the l i m i t  for  a cost-no-object system using a s ing le  board- 
l e v e l  converter per analog channel; a reasonable compromise i s  10 b i t s  i n  1.0 
u s  using a hybrid A I D  converter. Assuming range accumulators of 32 b i t s ,  64 
ranges can be accommodated using only the i n t e r n a l  data memory of the TMS32010. 
Using external  data  meniory, a maximum of 2048 ranges can be used. However, ex- 
t e r n a l  range accumulators require  approximately 3.6 u s  f o r  the read-add-write 
sequence compared t o  1.4 ps  f o r  i n t e r n a l  accumulztors. Thus, f o r  a l a rge  num- 
ber of ranges, the system may become computation l imited,  requir ing a reduction 
i n  pulse r e p e t i t i o n  frequency. Also, f o r  a l a rge  number of ranges used i n  con- 
junction with a small number of points per in tegrat ion,  the systen may become 
output l imi ted a t  the processor-host in te r face .  For a discussion of these and 
o the r  performance trade-offs see (TYCHO TECHNOLOGY, I N C . ,  1984). For the 
r e a l i s t i c  case of a l-blKz sample r a t e ,  256 ranges, 6 p a r a l l k l  data  channels, and 
a host in te r face  capable of a DFlA t r a n s f e r  r a t e  of 1 V per us, the SP-320 can 
support a pulse r epe t i t ion  period of 1 ms with any number of in teg ra t ion  points 
greater  than 8. 
A f ea tu re  of the MS32010 t h a t  i s  of pa r t i cu la r  i n t e r e s t  i n  the context 
of coherent in teg ra t ion  i s  the MPYK (multiply by constant)  ins t ruct ion.  This 
allows the raw da ta  word t o  be mu1 t i p l i e d  by a 16-bit constant previously s tored 
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Figure 1. SP-320 overa l l  block diagram. 
i n  the  T r e g i s t e r  wi th  no execution time penalty compared t o  simply enter ing 
the  raw data  i n t o  the processor. The user thus  may impose a window funct ion on 
the  in teg ra t ion  by per iodical ly  reloading the  T r e g i s t e r  from a t a b l e  i n  pro- 
gram memory . 
For those users who wish t o  implement a pre-integration pulse-pair pro- 
cess ing algorithm, the SP-320 provides an Inter-Channel Link. This allows the  
processors of two associa ted quadrature channels t o  pass data  words back and 
f o r t h  a s  required f o r  complex ari thmetic.  
D i g i t a l  F i l t e r s .  The TMS32010 was designed with a strong emphasis on 
t h e  e t f  i c i e n t  execution of d i g i t a l  f i l t e r  algorithms. I n  pa r t i cu la r ,  hardware 
macro ins t ruc t ions  such a s  LTD allow very f a s t  manipulation of running lists of 
da ta  points. See TEXAS INSTRUMENTS (1983b), sect ion 8, and RABINER and GOLD 
.- 
(1975) fo r  more d e t a i l s  on d i g i t a l  f i l t e r  design. The SP-320 can be used a s  a 
f a s t  real-time d i g i t a l  f i l t e r  by employing the  TMS32010, uaing only i n t e r n a l  
- 
da ta  memory, and the input and output FIFOs. 
- - -  
- FFT Processing. The SP-320 supports both real-time and batch FFT pro- 
cessing. Maximum conversion eff ic iency i s  achieved by using s t r a igh t - l ine  code 
and a maximum of 64 complex points  of 16 b i t  in t ege r  precision.  See Figure 5 
i n  MAGAR e t  a l .  (1982) for  a summary of conversion times f o r  var ious  s i z e s  of 
transforms and for both the s t r a igh t - l ine  and looped code cases. For example, 
a 64 point  complex transform with s t r a igh t - l ine  code can be completed i n  738 
us. A 1024-point transform with looped code requires  76 ms. Within the  64- 
po in t  l i m i t ,  the  TMS32010 does not need t o  access external  da ta  memory, and with 
s t r a igh t - l ine  code can achieve conversion times t h a t  compare favorably with some 
dedicated FFT processors. Even with the much longer conversion times required 
by l a rge r  transforms and looped code (required because of the 4 kW progran 
memory s i z e  l imi ta t ion) ,  the  SP-320 may i n  some circumstances be a useful  com- 
promise between a hardware FFT processor and a software FFT running on a general  
purpose microprocessor. 
HARDWARE DES CRI PTIOI 
The SP-320 cons i s t s  of a main PC board with external  connections grouped 
on two headers. These headers mate with connectors on the two piggyback mod- 
u l e s ,  t h e  328-AD (AID Conversion l!odule), and t h e  320->fC (Mult ichannel  Bus 
I n t e r f a c e ) .  For those  u s e r s  who wish  t o  d e s i g n  custom i n t e r f a c i n g  f o r  t h e  SP- 
320,  t h e  two headers  a l low d i r e c t  a c c e s s  t o  t h e  input  and o u t p u t  FIFOs and t o  
t h e  program and d a t a  memories. 
( a )  Kain Board 
The Tl.IS32010 i s  a  "Harvard A r c h i t e c t u r e "  dev ice ,  i .e .  t h e  program and d a t a  
menor ies  a r e  s e p a r a t e .  The SP-320 implements t h e  f u l l  4k  \I a d d r e s s a b l e  program 
memory space. The TllS32010 h a s  144 W of i n t e r n a l  d a t a  nenory  and on ly  3  b  of  
e x t e r n a l  d a t a  address .  To make t h e  SP-320 a  g e n e r a l  purpose p r o c e s s o r ,  t h e  8 
e x t e r n a l l y  a d d r e s s a b l e  d a t a  o b j e c t s  a r e  regarded  a s  110  p o r t s ,  and 4k  W ( o r  2k 
DPW) of d a t a  memory a r e  f u r n i s h e d ,  w i t h  auto-incrementing ( o r  d e c r m e n t i n g )  
a d d r e s s  g e n e r a t i o n  under c o n t r o l  of t h e  p o r t s  ( s e e  s e c t i o n  e n t i t l e d  "Port  
Assignments").  
Raw Data Input .  Normal d a t a  input  f o r  rea l - t ime  a p p l i c a t i o n s  i s  by way . 
of t h e  input  FIFO through header  J1 u s i n g  a  Data ValidIRead c o n t r o l  sequence. 
T h i s  i n p u t  path i s  12 b  wide;  each d a t a  word e n t e r s  t h e  TEiS32010 i n  one in- 
s t r u c t i o n  c y c l e  (200 n s )  by use of  t h e  IQYK i n s t r u c t i o n .  A hardware swi tch ing  
scheme i n j e c t s  t h e  c u r r e n t  o u t p u t  word of t h e  input  FIFO i n t o  t h e  c o n s t a n t  f i e l d  
o f  t h e  i n s t r u c t i o n .  T h i s  f e a t u r e  nlay b e  e n a b l e d l d i s a b l e d  under  sof tware  con- 
t r o l  t o  a l l o w  normal use of t h e  WYK i n s t r u c t i o n .  Jumper s e t t i n g s  a l l o w  t h e  
raw d a t a  word TO be  i n t e r p r e t e d  a s  e i t h e r  n a t u r a l  b i n a r y  o r  two's  complement 
b inary .  I n  t h e  l a t t e r  c a s e ,  t h e  d a t a  word i s  a u t o r s a t i c a l l y  s ign-extended i n  
t h e  TElS32010 td 16 b i t s .  
Data Ilemor . The SP-320 d a t a  neorciry i s  organ ized  a s  4096 16-bi t  words. 
- However, odd an% even a d d r e s s e s  a r e  accessed  by s e p a r a t e  1 1 0  p o r t s .  T h i s  a r -  
rangement was determined t o  be  optimum f o r  implementing double  p r e c i s i o n  ac- 
cumul a t o r s  f o r  coheren t  i n t e g r a t i o n .  Address  g e n e r a t i o n  i s  e x t e r n a l  t o  t h e  
TtlS32010 and a d d r e s s  i n c r m e n t i n g ,  under  c o n t r o l  of 4  b i t s  i n  an increment  Fon- 
t r o l  r e g i s t e r ,  can be  made t o  occur  a u t o m a t i c a l l y  a f t e r  any o r  a l l  of  t h e  f o l -  
lowing: r e a d  low word, r e a d  h i g h  word, w r i t e  low v7ord, w r i t e  h i g h  word. For 
example, i n  coheren t  i n t e g r a t i o n  f o r  r a d a r ,  us ing  double p r e c i s i o n  accumula tors ,  
one would s e t  t h e  increment  c o n t r o l  b i t  f o r  "increment a f t e r  w r i t e  h i g h  word". 
- Then, a f t e r  t h e  sequence: r e a d  low word, add, w r i t e  low word, read  h i g h  word, 
add, w r i t e  h i g h  word; t h e  d a t a  memory a u t o m a t i c a l l y  would be  i n c r m e n t e d  f o r  
t h e  n e x t  range  g a t e .  Address ,  d a t a ,  and c o n t r o l  l i n e s  f o r  b lock  t r a n s f e r s  t o  
-- - and from d a t a  menlory a r e  a v a i l a b l e  a t  header  52. 
Output FIFO. For p i p e l i n e d  p r o c e s s i n g ,  t h e  SP-320 prov ides  a  16 b  wide 
by 4096 W deep ou tpu t  FIFO. The wid th  (16 b  a s  opposed t o  e.g. 32 b )  was de- 
ternlined by t h e  s t a n d a r d  i n t e r f a c e  d e f i n i t i o n s  ( l !ul t ichannel ,  IEEE-488, e t c . )  
i n  g e n e r a l  use f o r  s c i e n t i f i c  a p p l i c a t i o n s .  For an a p p l i c a t i o n  such  a s  i n t e -  
g r a t i o n  w i t h  double p r e c i s i o n  accumulators ,  one would program t h e  system t o  
w r i t e  t h e  r e s u l t s  of t h e  l a s t  sequence of a d d i t i o n s  t o  t h e  ou tpu t  FIFO i n  low, 
h i g h  o r d e r  i l s t e a d  of  r e t u r n i n g  t h e  r e s u l t s  t o  d a t a  memory. The h o s t  would 
then  be expected t o  t r a n s f e r  ou t  t h e  range  sums a t  an average  r a t e  s u f f i c i e n t  t o  
keep up w i t h  t h e  processor .  For b a t c h  o p e r a t i o n s ,  t h e  ou tpu t  FIFO may s t i l l  b e  
used a s  t h e  ou tpu t  pa th ,  a s  an a l t e r n a t i v e  t o  a  DM t r a n s f e r  ou t  of  d a t a  memory. 
FIFO o u t p u t  i s  a v a i l a b l e  a t  header  52. -' 
Program Memory. The TMS32010 executes  i n s t r u c t i o n s  ffom a 16 b  by 4096 
U RAN which must be loaded by t h e  hos t  computer wi th  TMS32010 o b j e c t  code. As- 
s e r t i o n  of t h e  Reset  l i n e  p l a c e s  t h e  TliS32010 i n  an i n a c t i v e  s t a t e  and makes 
t h e  program memory a d d r e s s  and d a t a  l i n e s  a v a i l a b l e  a t  header  52 f o r  b lock  load-  
ing by t h e  hos t .  Upon d e a s s e r t i o n  of Rese t ,  t h e  MS32010 b e g i n s  e x e c u t i o n  a t  
a d d r e s s  0000. 
0 . 0  InenmntaddnSSafteraarrmaaCSS. 
D = I kcmmt m e s s  after current access. 
? 
RL (Read LO) I ttask bits to defennine mica vo T(H (Read HI) insVucticns lncremlt/decmrent mmtzr after current zuxess. nay (Irite Lo) be used in any conofnation. m (write HI) 0 = ewalea 
1 = bisaoled 
Figure 2. Format for  loading da ta  address counter. 
(b) AID Converter llodule 
The 320-AD piggyback module (see Figure 3 )  mates with J1  on the SP-320. 
Its main components a re  o Teledyne Phi lbr ick  4860 track-hold ampl i f ier  and a 
Burr-Brown ADC803 analog-to-digital converter. Input vol tage ranges of do, 
fi, and 0 to  -10 a re  jumper se lectable .  The conver ter ' s  crock r a t e  i s  adjust-  
able,  and the end-of-conversion point i s  jumper se lec tab le ;  these  f ea tu res  a l -  
low the module t o  be s e t  up f o r  maximum conversion speed a t  any precis ion from 8 
b i t s  t o  12 b i t s .  The output £omat can be jumper se lected t o  o f f s e t  binary or 
two's complement binary. An output l a t c h  holds the r e s u l t  of the  l a s t  conver- 
s ion while the current conversion i s  i n  process, allowing continuous pipelined 
operation a t  the maximum speed of the converter. The output l a t c h  i s  16 b i t s  
wide with f u l l  sign extension, f o r  maximum v e r s a t i l i t y  i n  in te r fac ing  the modul? 
t o  devices o ther  than the SP-320. The maximum continuous sampling r a t e  va r i e s  
from 2 MHz a t  a precis ion of S b i t s  t o  0.66 1Mz a t  12 b i t s  (BURR-BRO\JN, COR- 
PORATION, 19 83 ) . 
( c )   MU^ tichannel" Bus In te r face  llodule 
- - 
The 320-IIC piggyback module mates with 52 on the SP-320. This module 
-. - 
serves as  a high-speed p a r a l l e l  in t e r face  between the SP-320 and a llultichannelm 
bus a t  the Basic TalkerIListener l w e l  of compliance (see  INTEL CORPORATION, 
1983, sect ion I V ) .  The module includes counters for  address generation and 
Figure 3. Block diagram of 320-AD module. 
word count t o  support high-speed Dt4A t r a n s f e r s .  Up t o  15 modules may be  con- 
nected t o  t h e  same bus under the con t ro l  of a s i n g l e  DMA device having Nult i-  
channelm supervisor c a p a b i l i t i e s .  A l l  of the  funct ions  ava i l ab le  a t  52 a re  
supported by the 320-b1C a s  r e g i s t e r  and memory assignments. The &tult ichannelm 
Device Nmber fo r  the  module i s  jumper se l ec t ab le .  
PROGMEBlIITG CONSIDERATION 
The following hardware d e t a i l s  have a bearing on the programming of the  
SP-320; they should be considered i n  conjunction with the TElS32010 i n s t r u c t i o n  
s e t  (TEXAS INSTRUEENTS, 1983a). 
( a )  Po r t  Assignments 
The 8 110 po r t s  of the  TklS32010 a r e  decoded separa te ly  f o r  read and w r i t e ,  
and perf o m  the  following funct ions :  
Por t  Read Function Write Function 
not  used 
read  LO da ta  word 
read  III da t a  word 
read  inter-channel  l i n k  
read  sys tan  s t a t u s  byte 
no t  used 
n o t  used 
n o t  used 
load data  address counter* 
w r i t e  LO da ta  word 
w r i t e  H I  d a t a  word 
w r i t e  inter-channel  l i n k  
w r i t e  f l a g  by te  
w r i t e  t o  output FIFO 
not used 
not used 
*See Figure 2 f o r  da ta  address counter loading format. 
(b )  Timing and I n t e r r u p t s  t 
The SF-320 r equ i r e s  t h a t  an ex te rna l  40-l.E.Iz TTL l eve l  clock s igna l  be sup- 
p l i e d  t o  53 (an SllA female connector on the main PC board). Use of an e x t e r n a l  
c lock al lows the  synchronization of mul t ip l e  da ta  channels executing the same 
program. 
Two provis ions  have been made t o  enable the system t o  avoid over-reading 
the  input FIFO. The anpty l i n e  of the FIFO c o n t r o l l e r  i s  routed  t o  the  INT 
pin ,  and the  Data Beady l i n e  t o  the B I O  p in  of the TllS32010 (see TEXAS INSTRU- 
MENTS, 1983). Thus the user  has the  opt ion  of e i t h e r  checking B I O  s t a t u s  be- 
f o r e  each data  input ,  o r  using an i n t e r r u p t  handler t o  respond t o  the  empty 
condit ion.  
The f l a g  byte (110 po r t  4 )  has 4 user-definable b i t s  t h a t  con t ro l  on-board 
LEDs f o r  d i agnos t i c  purposes. These b i t s  a r e  a l s o  readable a t  J2 .  The use r  
could, f o r  example, def ine  one of these b i t s  as  a "task completed" ind ica to r  
f o r  batch processing and use i t  t o  i n i t i a t e  a host  i n t e r r u p t .  
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